home : publications : Abstract & References

Paper

K. Pagiamtzis and P.G. Gulak, “Empirical performance prediction for IFFT/FFT cores for OFDM systems-on-a-chip,” in IEEE Midwest Symposium on Circuits and Systems (MWSCAS), August 2002, vol. 1, pp. 583–586.

Abstract

Quick and accurate prediction of area, speed, and power of IP cores for SoC implementations reduces the design time and thus the overall cost. Accurate performance estimation early in the design cycle also is valuable for identifying trade-offs in the different blocks that make up an SoC. This work provides an empirical estimation method for IFFT/FFT blocks in multicarrier (OFDM, DMT) systems. The relative accuracy of the predictions allows the comparison of implementation alternatives, and the absolute accuracy enables the prediction of the final performance of fabricated cores. The methodology was verified through the fabrication of a 0.18 μm CMOS test chip. The methodology inefficiency factor (MIF) is introduced as metric for evaluating the area efficiency of a digital design flow.

List of Citations of This Paper

  1. E. Salminen, K. Kuusilinna, and T.D. Hämäläinen, “Comparison of hardware IP components for system-on-chip,” in IEEE International Symposium on System-on-Chip, November 2004, pp. 69–73. [IEEE Xplore entry]

List of References

  1. International Telecommunication Union (ITU). “Asymmetrical Digital Subscriber Line (ADSL) Transceivers,” ITU-T, Rec. G.992.1 edition, February 1999.

  2. European Telecommun. Standards Inst. “Digital Video Broadcasting (DVB): Framing structure, channel coding and modulation for digital terrestrial television,” draft EN300744 V1.2.1 (1999-01) edition, January 1999.

  3. LAN/MAN Standards Committee of the IEEE Computer Society. “High-speed Physical Layer in the 5GHz Band,” IEEE Std802.11a-1999 edition, 1999.

  4. P. Duhamel and M. Vetterli. “Fast Fourier transforms: a tutorial review and a state of the art.” Signal Processing, 19:259–299, April 1990.

  5. John A.C. Bingham. “Multicarrier modulation for data tranmission: An idea whose time has come.” IEEE Communications Magazine, 28(5):5–14, May 1990.

  6. W. Li and L Wanhammar. “A pipeline FFT processor.” In IEEE Workshop on Signal Processing Systems, pages 654–662, 1999.

  7. C.D. Thompson. “Fourier transforms in VLSI”. IEEE Transactions on Computers, C-32(11):1047–1057, November 1983.

  8. S. He and M. Torkelson. “A new approach to pipeline FFT processor”. In Parallel Processing Symposium, pages 766–770, 1996.

  9. P.G. Gulak and T. Kailath. “Locally connected VLSI architectures for the Viterbi algorithm”. IEEE Journal on Selected Areas in Communications, 6(3):527–537, April 1988.